

2N7002

List

List.....	1
Package outline.....	2
Features.....	2
Mechanical data.....	2
Maximum ratings	2
Electrical characteristics.....	3
Rating and characteristic curves.....	4
Pinning information.....	5
Marking.....	5
Suggested solder pad layout.....	5
Packing information.....	6
Reel packing.....	7
Suggested thermal profiles for soldering processes.....	7
High reliability test capabilities.....	8

2N7002

60V N-Channel Enhancement Mode MOSFET

Features

- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- Rugged and reliable
- High saturation current capability
- In compliance with EU RoHS 2002/95/EC directives.
- Suffix "-H" indicates Halogen-free part, ex. 2N7002-H.


Mechanical data

- Epoxy:UL94-V0 rated flame retardant
- Case : Molded plastic, SOT-23
- Terminals : Solder plated, solderable per MIL-STD-750, Method 2026
- Mounting Position : Any
- Weight : Approximated 0.008 gram

Applications

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch

Package outline



Maximum ratings (AT $T_A=25^\circ\text{C}$ unless otherwise noted)

PARAMETER	Symbol	MIN.	TYP.	MAX.	UNIT
Drain-source voltage	V_{DSS}			60	V
Drain-gate voltage($R_{GS} = 1.0M\Omega$)	V_{DGR}			60	V
Drain current-continuous $T_A=25^\circ\text{C}$ (Note 1) $T_A=100^\circ\text{C}$ (Note 1)	I_D			± 115 ± 75	mA
-pulsed (Note 2)	I_{DM}			± 800	
Gate-source voltage-continuous	V_{GS}			± 20	V
-non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GSM}			± 40	Vpk
Total power dissipation FR-5 board (Note 3) $T_A=25^\circ\text{C}$	P_D			225	mW
Derate above 25°C				1.8	mW/ $^\circ\text{C}$
Thermal resistance, junction to ambient	$R_{\theta JA}$			556	$^\circ\text{C}/\text{W}$
Total power dissipation alumina substrate, (Note 4) $T_A=25^\circ\text{C}$	P_D			300	mW
Derate above 25°C				2.4	mW/ $^\circ\text{C}$
Thermal resistance, junction to ambient	$R_{\theta JA}$			417	$^\circ\text{C}/\text{W}$
Operation junction and storage temperature range	T_J, T_{STG}	-55		+150	$^\circ\text{C}$

Note 1: The Power Dissipation of the package may result in a lower continuous drain current.

2: Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

3: FR-5 = $1.0 \times 0.75 \times 0.062$ in.

4: Alumina = $0.4 \times 0.3 \times 0.025$ in 99.5% alumina

2N7002

Electrical characteristics (AT $T_A = 25^\circ\text{C}$ unless otherwise noted)

Off characteristics

PARAMETER	CONDITIONS	Symbol	MIN.	TYP.	MAX.	UNIT
Drain-source breakdown voltage	$V_{GS} = 0V, I_D = 10\mu A$	$V_{(BR)DS}$	60			V
Zero gate voltage drain current	$V_{DS} = 60V, V_{GS} = 0V, T_J = 125^\circ\text{C}$	I_{DSS}			1.0	μA
					0.5	mA
Gate-body leakage current, forward	$V_{GS} = 20V$	I_{GSSF}			1	μA
Gate-body leakage current, reverse	$V_{GS} = -20V$	I_{GSSR}			-1	μA

On characteristics (Note 1)

PARAMETER	CONDITIONS	Symbol	MIN.	TYP.	MAX.	UNIT
Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	$V_{GS(th)}$	1.0	1.6	2.0	V
On-state drain current	$V_{DS} \geq 20V_{DS(on)}, V_{GS} = 10V$	$I_{D(on)}$	500			mA
Static drain-source on-resistance	$V_{GS} = 10V, I_D = 0.5A$ $V_{GS} = 10V, I_D = 0.5A, T_J = 125^\circ\text{C}$ $V_{GS} = 5.0V, I_D = 50mA$ $V_{GS} = 5.0V, I_D = 50mA, T_J = 125^\circ\text{C}$	$R_{DS(on)}$		1.4 - 1.8 -	7.5 13.5 7.5 13.5	Ω
Drain-source on-voltage	$V_{GS} = 10V, I_D = 0.5A$ $V_{GS} = 5.0V, I_D = 50mA$	$V_{DS(on)}$			3.75 0.375	V
Forward transconductance	$V_{DS} \geq 2.0V_{DS(on)}, I_D = 200mA$	g_{FS}	80			mmhos

Dynamic characteristics



PARAMETER	CONDITIONS	Symbol	MIN.	TYP.	MAX.	UNIT
Input capacitance	$V_{DS} = 25V, V_{GS} = 0V, f = 1.0MHz$	C_{iss}		17	50	pF
Output capacitance		C_{oss}		10	25	
Reverse transfer capacitance		C_{rss}		2.5	5.0	

Switching characteristics (Note 1)

PARAMETER	CONDITIONS	Symbol	MIN.	TYP.	MAX.	UNIT
Turn-on delay time	$V_{DD} = 25V, I_D = 500mA,$ $V_{gen} = 10V, R_G = 25\Omega, R_L = 50\Omega$	$t_{d(on)}$		7	20	ns
Turn-off delay time		$t_{d(off)}$		11	40	

Body-drain diode ratings

PARAMETER	CONDITIONS	Symbol	MIN.	TYP.	MAX.	UNIT
Diode forward on-voltage	$I_S = 115mA, V_{GS} = 0V$	V_{SD}			-1.5	V
Source current continuous	Body diode	I_S			-115	mA
Source current pulsed		I_{SM}			-800	mA

Note 1: Pules test : Pules width $\leq 300\mu s$, duty cycle $\leq 2\%$ Switching
Test CircuitGate Charge
Test Circuit

Rating and characteristic curves (2N7002)

Figure 1. Ohmic Region




Figure 2. Transfer Characteristics




Figure 3. Temperature versus Static Drain-Source On-Resistance







Figure 4. Temperature versus Gate Threshold Voltage



2N7002

Pinning information

Pin	Simplified outline	Symbol
PinD Drain PinG Gate PinS Source		

Marking


Type number	Marking code
2N7002	702 Σ (Note 1)

Note 1: M = Month code

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Odd Year	1	2	3	4	5	6	7	8	9	T	V	C
Even Year	E	F	H	J	K	L	N	P	U	X	Y	Z

Suggested solder pad layout


SOT-23



Dimensions in inches and (millimeters)

2N7002

Packing information



unit:mm

Item	Symbol	Tolerance	SOT-23
Carrier width	A	0.1	3.15
Carrier length	B	0.1	2.77
Carrier depth	C	0.1	1.22
Sprocket hole	d	0.1	1.50
13" Reel outside diameter	D	2.0	-
13" Reel inner diameter	D1	min	-
7" Reel outside diameter	D	2.0	178.00
7" Reel inner diameter	D1	min	55.00
Feed hole diameter	D2	0.5	13.00
Sprocket hole position	E	0.1	1.75
Punch hole position	F	0.1	3.50
Punch hole pitch	P	0.1	4.00
Sprocket hole pitch	P0	0.1	4.00
Embossment center	P1	0.1	2.00
Overall tape thickness	T	0.1	0.23
Tape width	W	0.3	8.00
Reel width	W1	1.0	12.0

Note: Devices are packed in accordance with EIA standard RS-481-A and specifications listed above.


2N7002

Reel packing

PACKAGE	REEL SIZE	REEL (pcs)	COMPONENT SPACING (m/m)	BOX (pcs)	INNER BOX (m/m)	REEL DIA, (m/m)	CARTON SIZE (m/m)	CARTON (pcs)	APPROX. GROSS WEIGHT (kg)
SOT-23	7"	3,000	4.0	30,000	183*123*183	178	382*257*387	240,000	11.6

Suggested thermal profiles for soldering processes

- 1.Storage environment: Temperature=5°C~40°C Humidity=55%±25%
- 2.Reflow soldering of surface-mount devices



3.Reflow soldering

Profile Feature	Soldering Condition
Average ramp-up rate(T _L to T _P)	<3°C/sec
Preheat -Temperature Min(T _{smmin}) -Temperature Max(T _{smmax}) -Time(min to max)(t _s)	150°C 200°C 60~120sec
T _{smmax} to T _L -Ramp-upRate	<3°C/sec
Time maintained above: -Temperature(T _L) -Time(t _L)	217°C 60~260sec
Peak Temperature(T _P)	255°C-0/+5°C
Time within 5°C of actual Peak Temperature(t _P)	10~30sec
Ramp-down Rate	<6°C/sec
Time 25°C to Peak Temperature	<6minutes

2N7002

High reliability test capabilities

Item Test	Conditions	Reference
1. High Temperature Gate Bias	Ta= 150°C Vgs=0. 8 x BVGSS for 1000hours	JESD22-A108-C
2. High Temperature Reverse Bias	Ta= 150°C Vds=0. 8 x BVDSS for 1000hours	JESD22-A108-C
3. Solder ability Test	Temp=245°C for 5sec	JESD22-B102-D
4. Pressure Cooker Test	Ta= 121°C/100%RH Pressure=2Atm for 168hours	JESD22-A102-C
5. Temperature Cycle Test	-65°C/10min~150°C/10min Transfer<5min. total 1000 cycles.	JESD22-A104-B
6. Temperature Humidity Test	Ta=85°C Humidity=85%RH for 1000hours	JESD22-A101-B
7. High Temperature Storage Test	Ta= 150°C for 1000hours	JESD22-B103-B